High Linearity SAR ADC for Smart Sensor Applications by Fan, Hua et al.
 
 
 
 
Fan, H., Yang, J., Maloberti, F., Feng, Q., Li, D., Hu, D., Cen, 
Y. and Heidari, H.  (2018) High Linearity SAR ADC for Smart Sensor 
Applications. In: IEEE International Symposium on Circuits and Systems 
(ISCAS), Florence, Italy, 27-20 May 2018, ISBN 9781538648810 
(doi:10.1109/ISCAS.2018.8350998) 
 
 
This is the author’s final accepted version. 
 
There may be differences between this version and the published version. 
You are advised to consult the publisher’s version if you wish to cite from 
it. 
 
http://eprints.gla.ac.uk/156204/   
                    
 
 
 
 
 
 
Deposited on: 25 January 2018 
 
 
 
 
Enlighten – Research publications by members of the University of Glasgow 
http://eprints.gla.ac.uk  
High Linearity SAR ADC for Smart Sensor
Applications
Hua Fan1, Jingxuan Yang1, Franco Maloberti2, Quanyuan Feng3,
Dagang Li4, Daqian Hu4, Yuanjun Cen4, and Hadi Heidari5
1 State Key Laboratory of Electronic Thin Films and Integrated Devices, School of Microelectronics and Solid-State Electronics,
University of Electronic Science and Technology of China, Chengdu, China
2 Department of Electrical, Computer, and Biomedical Engineering, University of Pavia 27100, Italy.
3 The school of information science and technology, Southwest Jiaotong University, Chengdu, China
4 Chengdu Sino Microelectronics Technology Co.,Ltd, Chengdu, China
5Electronics and Nanoscale Engineering Division, School of Engineering, University of Glasgow, G12 8QQ, Glasgow, UK
Email: fanhua7531@163.com, yangjxuanuestc@126.com, franco.maloberti@unipv.it, fengquanyuan@163.com,
dagang@csmsc.com, dq hu@csmsc.com, cen@csmsc.com, hadi.heidari@glasgow.ac.uk
Abstract—This paper presents a capacitive array optimiza-
tion technique capable to improve the Spurious Free Dynamic
Range (SFDR) and Signal-to-Noise-and-Distortion Ratio (SNDR)
of Successive Approximation Register (SAR) Analog-to-Digital
Converter (ADC) for smart sensor specifications. Monte Carlo
simulation results show that the proposed optimization technique
makes the SFDR, SNDR and (Signal-to-Noise Ratio) SNR better
definitely concentrated, which means with a spread between
maximum and minimum value much smaller than the one
obtained by conventional calibration techniques. This gives rise
to more stable and better performances. The averaged SFDR
improves from 72.9 dB to 91.1 dB with u = 0:4%, the 18.2 dB
improvement required an off-line processing and a small digital
logic circuits.
Index Terms—Analog-to-Digital Converter, Successive Approx-
imation Register(SAR) ADC, Capacitive digital-to-analog con-
verter(DAC), Capacitor Mismatch Calibration, Smart Sensor
Systems.
I. INTRODUCTION
Smart sensors are devices which integrate transducers, sig-
nal conditioning and processing electronics, have played an
important role in changing our society and lifestyle. The merit
goes to the explosive growth of embedded applications for
smart sensors [1]. Table I includes some applications described
on top journals in diverse fields.
Fig. 1 shows the block diagram of a smart sensor node:
the sensor detects a physical, chemical or biological quantity,
then small signal at the output of the sensor is amplified
and filtered, after that, an analog-to-digital converter (ADC)
converts the analog sensing signal into digital codes. Since the
ADC is an important block in smart sensor node, the designer
must optimize performance of ADC, more specifically, high
resolution, to satisfy the demands of low power and small
silicon area at the same time as required by multi-functional
smart sensor nodes.
Mainstream ADC architectures include Flash ADC, Succes-
sive approximation register (SAR) ADC, pipeline ADC and
Sigma-Delta ADC. Flash ADC can only be applied for low
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Fig. 1. Basic architectural components of smart sensor node.
resolution and high sampling rate application, pipeline and
Sigma-Delta ADC are not appropriate for the low power sensor
design as they require using op-amps.
As known the successive approximation register (SAR)
converter obtains the analog-to-digital conversion using a
binary search algorithm. As shown in Fig. 2, it consists of
a sample-and-hold (S/H) stage, a digital-to-analog converter
(DAC), a voltage comparator, and a successive approximation
register. The simple architecture and the low power blocks
make the SAR the optimal choice for medium speed sensor
applications. However, the capacitive array mismatch limits
the performance of the converter. For high resolution SAR
ADC, the limits require using large unity capacitors and
calibration circuits which normally operate off-line. This paper
presents a method that allows using the minimum capacitance
imposed by the kT/C limit and requires a limited digital control
to reach high Spurious Free Dynamic Range (SFDR) and
Signal-to-Noise-and-Distortion Ratio (SNDR). The method
significantly reduces the mismatch error by optimizing the use
of the capacitive array. The used technique sorts, groups and
alternates the capacitive elements for an optimal linearity for
a given set of elements.
The remainder of this paper is organized as follows. Sec-
tion II describes previous work on performance enhancement
methods, section III gives detailed description of the technique
proposed, then section IV compares performance between
TABLE I
CONCLUSION OF SMART SENSOR IN RECENT YEARS
Ref Source Technology Type Function Platform Calibration
[2] Nature 2016 Plastic substrate Bio Sensor Measure sweat FPCB yes
[3] Nature 2016 Nanoporous silicon substrate Bioresorbable pressure sensor Monitor intracranial pressure Programmable NFC N/A
[4] Nature 2016 Polyimide /Glass substrate Biochemical sensor Monitor alcohol consumption DSP functionalization yes
[5] Nature 2015 Acrylic sheet Active sensor Monitor vibration Digital oscilloscope N/A
[6] Nature 2014 CMOS Electrochemical sensor Detection of metabolites Chip yes
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Fig. 2. Typical architecture of SAR ADC.
conventional and the proposed capacitive array optimization
technique. The conclusions are finally drawn in section V.
II. PREVIOUS WORK RELATED TO PERFORMANCE
ENHANCEMENT METHODS
Averaging technique improves the linearity [7] by perform-
ing multiple conversion of the same input sample. The method
proposed in [7] makes 4 successive conversions of the input
and estimates the average of the four results. Fig. 3 shows
the 14-bit SAR schematic used in [7]. It is a capacitor-resistor
architecture with a 6-bit capacitive DAC and an 8-bit sub-
resistive DAC [7]. Although averaging can ameliorate SFDR
that goes up to an average value of 93.1 dB from 79.4 dB, and
SNDR is 10 dB better (Fig. 4), the number of clock periods for
the conversion increases from N to 4N; Another capacitor re-
configuring technique was proposed in [8], extra 64 capacitors
were added to the capacitive array in Fig. 3, then sort and
re-combine these capacitors by “one head and one tail”, the
mismatch can be counteracted to a large extent, although
sampling rate remains the same as that of the conventional
SAR ADC, extra 64 capacitors lead to inevitable extra chip
area consumption.
III. OPTIMIZATION TECHNIQUE OF CAPACITIVE ARRAY
The proposed capacitive array optimization technique is
described using the main capacitive DAC of capacitor-resistor
combined SAR ADC in Fig. 3 as test vehicle. Fig. 5 illustrates
the method. The 6-bit capacitive DAC made by 64 unit
capacitors in Fig. 5(a) is expanded into a unary architecture, as
shown in Fig. 5(b), then sort the 64 unit capacitors (Fig. 5(c)),
and the array is re-organized with the following optimized
sequence: C1, C64, C3, C62, C5, C60, C7, C58, C9, C56, C11,
C54, C13, C52, C15, C50, C17, C48, C19, C46, C21, C44, C23,
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Fig. 3. A capacitor-resistor combined 14-bit SAR ADC architecture [7].
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Conventional
Fin=0.49MHz@1MS/s
min(SFDR)=67.9 dB
max(SFDR)=95.9 dB
mean(SFDR)=79.4 dB
Averaging
Fin=0.49MHz@1MS/s
min(SFDR)=81.5 dB
max(SFDR)=109 dB
mean(SFDR)=93.1 dB
Conventional
Fin=0.49MHz@1MS/s
min(SNDR)=63.6 dB
max(SNDR)=82.6 dB
mean(SNDR)=73.6 dB
Averaging
Fin=0.49MHz@1MS/s
min(SNDR)=76.2 dB
max(SNDR)=90.2 dB
mean(SNDR)=84.1 dB
Fig. 4. 500 Monte Carlo SFDR/SNDR simulation results for 14-bit
combined RC SAR ADC with respectively Conventional and Averaging
technique(u=0.2%) [7].
C42, C25, C40, C27, C38, C29, C36, C31, C34, C32, C33, C30,
C35, C28, C37, C26, C39, C24, C41, C22, C43, C20, C45, C18,
C47, C16, C49, C14, C51, C12, C53, C10, C55, C8, C57, C6,
C59, C4, C61, C2, C63, finally the optimized capacitors are
divided into 4 groups, as shown in Fig. 5(d).
The method exploits the order statistic principles [9], [10],
where the ordered sequence of elements is such that the value
increases moving form the first to the last one, i.e. Ci > Cj ,
if i > j , the order statistic principle states that a capacitor
value closer to the middle has smaller standard deviation,
and a capacitor which is far from center has larger standard
deviation, therefore, the pairs C1 and C64, C2 and C63 which
have the largest standard deviation are at the extreme, while
the pair C32 and C33 which has the smallest standard deviation
is in the center, the standard deviation will change along the
sequence with the minimum in the middle. Therefore, when
using the array, small input signal around the middle (zero)
will use the best capacitors.
In addition to the static optimal selection, the method
alternates the 4 groups of capacitors in sequence, as shown
in Fig. 6. The alternation of the 4 groups obtains a dynamic
matching, further improving the performance of the capacitive
DAC.
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Fig. 5. Capacitor Optimization with 64 unit capacitors: (a) Conventional
binary capacitive array in Fig. 3; (b) Split binary capacitive array into unary
architecture; (c) Sort the 64 unit capacitors; (d) Divide the 64 unit capacitors
into 4 groups.
IV. SIMULATION RESULTS
Fig. 7 and Fig. 8 show the SFDR and SNDR results based
on conventional, capacitor re-configuring proposed in [8] and
capacitive array optimization technique proposed in this work
for 500 Monte Carlo runs. After using the capacitive array
optimization technique, the averaged SFDR is improved from
79.4 dB to 96.6 dB with u = 0:2%, 17.2 dB improvement of
SFDR is achieved. Although capacitor re-configuring proposed
in [8] can also improve SFDR by the same extent, extra 64
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Fig. 6. Alternate 4 groups of capacitors in sequence.
capacitors were added to the capacitive array, and the differ-
ence between maximum value and minimum value of SFDR
in the set of values obtained by the Monte Carlo simulation
reaches 26.6 dB, also, the difference between maximum value
and minimum value of SFDR in [7] reaches 27.5 dB(left of
Fig. 4), the capacitive array optimization technique proposed
can make the SFDR more concentrated in the center, the
difference between maximum value and minimum value of
SFDR from a Monte Carlo simulation with the same number
of runs is only 6 dB, which means more stable performance
enhancement. It is worth to mention that the concentration
becomes more obvious for the SNDR and SNR results. In
a word, the capacitive array optimization technique proposed
in this work can achieve excellent performance enhancement
without extra capacitors and without sacrificing the sampling
rate of conventional SAR ADC.
Table II concludes 500 Monte Carlo SFDR, SNDR and SNR
simulation results, improvement of SFDR is about 18 dB when
u varies from 0.1% to 0.4%, and for SNDR and SNR, better
performance improvement can be achieved with worse u,
while the calibration technique proposed in [7] sacrifices the
sampling rate a lot by converting the same input voltage four
times, although capacitor re-configuring technique proposed
in [8] does not alter the sampling rate of conventional SAR
ADC, extra 64 unit capacitors were added to the capacitive
array, leads to extra chip area and power consumption.
V. CONCLUSION
Optimization for capacitive array was proposed. Monte
Carlo simulation results show that the differences between
maximum value and minimum value of SFDR, SNDR and
SNR are much smaller than the conventional calibration tech-
niques, which means more stable performance enhancement
can be achieved compared with the previous related works.
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